Shu's weekly group discussion

Monday 26 Oct 2026, 15:30 → 19:05 Asia/Shanghai

Tsung-Dao Lee Institute/N6F-N630 - Smart Classroom (Tsung-Dao Lee Institute)

Haidar Mas'ud Alfanda (TDLI, SJTU), Matthias Tartarin (TDLI, SJTU), Zhiyu Zhao

Online Zoom meeting room:

https://cern.zoom.us/j/4042031778

(PIN protected, see message from the group chat announcement)

15:30 → 15:35 Introduction & Announcements

Meeting's note: []

 

Announcements:

Conferences:

• The 2026 International Workshop on the High Energy Circular Electron Positron Collider (CEPC2026)
  • Oct 21 – 26, 2026
  • Jiading, Shanghai
• The 12th China LHC Physics Conderence（CLHCP2026）
  • October 28, 2026 to November 1, 2026
  • Wuhan

 

---

Today's focus: 

[1st project/analysis: XXX ]:

• item 1
  • sub-item 1
  • sub-item 2
• item 2
• [...]

[2nd project/analysis: XXX ]:

• item 1
• item 2
• [...]

[...]

---

Plans: 

• [optional: indicate which project/analysis it refers to] item 1
• [optional: indicate which project/analysis it refers to] item 2

---

15:35 → 15:45 Status

Speaker: Zhi Wang (TDLI, SJTU)

15:45 → 15:55 Status

Speaker: Zhijing Zhang (TDLI, SJTU)

Today's focus:

[DarkSHINE]:

• Test data were collected for both the intrinsic radioactivity of ¹⁷⁶Lu in LYSO crystals and an external ²³²Th source under the same temperature condition(20^oC).
• The charge spectra of the two cases were fitted separately, yielding different calibration coefficients, which are expected to be identical ideally.

  ---

Plans: 

[DarkSHINE]:

• Try different fitting methods to check whether we can obtain consistent calibration coefficients under different conditions.
• Repeat the measurement and verification with another radioactive source.
• Vary the temperature to investigate the temperature dependence of calibration coefficients.

15:55 → 16:05 Status

Speaker: Kang Yu (TDLI, SJTU)

16:05 → 16:15 Status

Speaker: Linjing Duan (TDLI, SJTU)

Finished

• spent most of time preparing the PhD qualifying review and CLHCP poster

Plans

ZZy

• Finalize the EasyJet presentation and present it at the next group meeting.

• Update the ticket and respond to Danning’s comments.

HGTD

• Preparing for the upcoming meeting with Alex to discuss work plans.

16:15 → 16:25 Status

Speaker: Jun Wei Lok (TDLI, SJTU)

16:25 → 16:35 Status

Speaker: Zelin Yan (TDLI, SJTU)

16:35 → 16:45 Status

Speaker: Baihong Zhou (TDLI, SJTU)

16:45 → 16:55 Status

Speaker: Xuliang Zhu (TDLI, SJTU)

16:55 → 17:05 Status

Speaker: Zhiyu Zhao (TDLI, SJTU)

[DarkSHINE ECAL prototype]:

• Previously, we encountered an issue in which the amplitude of the prototype electronics decreased at high frequencies. This was resolved through circuit improvements. I have now conducted additional simulations to gain a deeper understanding of the issue, and I hope to compile the simulation and test results into a draft paper.
• Plans:
  • Discuss with USTC people with the results and also their progress on system realization

 

[STCF CsI EMC]:

• Discussed my previous research on the optical timing response of single crystals and its application to neutral hadron identification with Prof. Jianbei Liu and Prof. Yunlong Zhang. They suggested that I can try to study next on the possibility of using the outer Muon detector in combination with the EMC for hadron measurements, and investigate methods for studying the aging effects of wavelength shifting fibers in crystals.
• Receive the four-channel SiPM array readout boards designed in the last week.

• Plans:
  • Test the SiPM connection method using the new boards
  • Conduct some research investigation on the new research topics

 

[CEPC crystal ECAL]:

• I talked with Prof. Yong Liu at the CEPC2026 workshop about my future work. For now, I will organize the simulation studies of the dual-readout crystal scheme I did in June-July into a draft, and later I will carry out further research on this and related topics. And also publish the drafts that I already finished in these years.

17:05 → 17:15 Status

Speaker: Haidar Mas'ud Alfanda (TDLI, SJTU)

17:15 → 17:25 Status

Speaker: Matthias Tartarin (TDLI, SJTU)

 

---

Today's focus: 

[ZZy]:

• ZZy_FastFrames has been shared to the group. Only nominal configuration for now (SR). CR and VR would be discussed with analysis group members of interest.
• CP task started off well from our side thanks to Kang's efforts. 

 

[ssWW]:

• Common ssWWjj_FastFrames branch for both Easyjet and VBSTool should be correct now. Merged request passed with all green, and with nominal config. for the CI.
  
  [Full Run-3 Hyy*]:
• First version of Hyy* Easyjet framework is now ready, using the expertise from the HZy and ZZy.
• First validations SR yields are promising, with only little differences to be studied. Need to understand if the differences are framework related (same issue with ZZy currently) or if it is wrong implementation.

 

----------

[VBS_KappaLambda and Hyy*] abstracts:

• Both abstracts submitted.

 

[HIGP Derivation]:

• Serious monitoring needed last week for specific tickets.

 

[WWW review]:

• Comments made during the EB approval meeting.

 

 

---

Plans: 

• [Full Run-3 Hyy*]: Continuing on the Easyjet side, produce plots for the kick-off. And focus on the merged electron ID studies again right after.
• [VBS_KappaLambda]: Will organise internal meeting soon.
• [ZZy]: Maintaining FastFrames, and having Rui join the maintenance. Starting framework validation as soon as possible, to start n-tuple production. Then start the effort on the signal part of the analysis [TDLI effort]. 
• [ssWW]: Once common branch is merged to master, will focus back to the unfolding.

17:30 → 18:25 REU: Undergraduate Research Discussions

17:30 Status (w/ Linjing&Danning)

Speakers: Bingxian Li (SPA, SJTU), Jiacheng Shi (SPA, SJTU), Yuning Chen (Zhiyuan College, SJTU), Zhengyang Qian (SPA, SJTU)

17:40 Status (w/ Haydar)

Speakers: Hansheng Ye, Mingyu Huang (Univ. of Manchester (GB))

17:50 Status (w/ Xuliang)

Speaker: Hongyi Chen (University of Nottingham, Ningbo, China)

finished:

• The FPGA implementation of the previously trained model exceeded the LUT, FF and BRAM resources available on the FPGA in our lab. The model was adjusted last week to reduce its hardware resource requirements.

plans:

• Complete training of the revised model and deploy it on the FPGA.
• Preparing for the final report

 

18:00 Status

Speaker: Jing Li (Fudan Univ. (CN))